Operation condition And timing analysis

Operation condition 主要指芯片运行的环境的不同,在这里加上Interconnect net 模型.

Operating condition	Description
Process derating factor	This value is related to the scaling of device parameters resulting from variations in the fabrication process. A process number less than the nominal value usually results in smaller delays.
Ambient temperature	The chip temperature affects device delays. The temperature of the chip depends on several factors, including ambient air temperature, power consumption, package type, and cooling method.
Supply voltage	A higher supply voltage usually results in smaller delays.
Interconnect model type	This value defines an RC tree topology that PrimeTime uses to estimate net capacitance and resistance during prelayout analysis.

当Operation condition设置好只好,PT/DC/ICC/Encounter等可以根据R/C去计算pin-pin之间的延迟.

如何check Setup或者hold就是analysis mode 的问题了.

主要包括以下三种:(源自User manual)

Single operating condition mode – Uses a single set of delay parameters for the entire design, based on one set of process, temperature, and voltage conditions.
On-chip variation (OCV) mode – Performs a conservative analysis that allows both minimum and maximum delays to apply to different paths at the same time. For a setup check, it uses maximum delays for the launch clock path and data path, and minimum delays for the capture clock path. For a hold check, it uses minimum delays for the launch clock path and data path, and maximum delays for the capture clock path.
Advanced on-chip variation (AOCV) mode – Determines derating factors based on metrics of path logic depth and the physical distance traversed by a particular path.

可以看到在OCV中,capture clock path使用best case, data path 使用worst case(对于Setup检查). 当某一段path既是clock path又是data path的时候.这段path具有双重的属性.这样更加的pessimistic. For a more accurate analysis, this pessimism can be corrected. For more
information, see Clock Reconvergence Pessimism Removal.

转载于:https://www.cnblogs.com/hucs/p/3910960.html

Operation condition And timing analysis相关推荐

《Static Timing Analysis for Nanometer Designs》汇总传送门
文章目录 [第一章绪论](https://blog.csdn.net/yueguangmuyu/article/details/125721646) [第二章 STA相关概念](https://bl ...
X-ray数据处理笔记：Chandra Timing Analysis
1.0 Download the data 观测号为953和461 官网下载下载数据的网址:https://cda.harvard.edu/chaser/ 在Observation ID输入观测ID ...
ICC II 4 timing setup（MCMM的设置）
timing setup object 执行MCMM 的设置,根据分析和优化的需要定义Corner modes scenarios 加载 MCMM的约束; 应用时序以及优化的控制. zero-in ...
慢特征分析(Slow Feature Analysis，SFA)算法
慢特征分析(Slow Feature Analysis,SFA) 内容较多且枯燥,建议耐心理解,放上冰冰降降温. 点击: 这里有相应的SFA算法的程序可供参考. 1 Introduction 慢特征 ...
Vivado使用误区与进阶——如何读懂用好 Timing Report
<XDC约束技巧>系列中讨论了XDC约束的设置方法.约束思路和一些容易混淆的地方.我们提到过约束是为了设计服务,写入Vivado中的XDC实际上就是用户设定的目标 ,Vivado对FPG ...
如何阅读 Vivado中的Timing Report
<XDC约束技巧>系列中讨论了XDC约束的设置方法.约束思路和一些容易混淆的地方.我们提到过约束是为了设计服务,写入Vivado中的XDC实际上就是用户设定的目标 ,Vivado对FPG ...
STA series --- 8.Timing Verification (PARTII)
本篇内容,基于阅读J. Bhasker • Rakesh Chadha著作<Static Timing Analysis for Nanometer Designs>后进行的总结以及自己的 ...
读懂用好Timing Report
本文摘自<Vivado使用误区与进阶>,作者为Xilinx工具与方法学应用专家Ally Zhou. < XDC 约束技巧> 系列中讨论了 XDC 约束的设置方法.约束思路和一些 ...
verilog FAQ(zz)
1. What is the race condition in verilog? Ans :The situation when two expressions are allowed to exe ...

Operation condition And timing analysis

Operation condition And timing analysis相关推荐

最新文章

热门文章