代码

相关对象

说明

单一字符代码

L

Line

走线

P

Pin

元件脚

V

Via

贯穿孔

K

Keep in/out

允许区域/禁止区域

C

Component

元件层级

E

Electrical Constraint

电气约束

J

T-Junction

呈现T形的走线

I

Island Form

被Pin或Via围成的负片孤铜

错误代码前置码说明

W

Wire

与走线相关的错误

D

Design

与整个电路板相关的错误

M

Soldemask

与防焊层相关的错误

错误代码后置码说明

S

Shape/Stub

与走线层的Shape或分支相关的错误

N

Not  Allowed

与不允许的设置相关的错误

W

Width

与宽度相关的错误

双字符错误代码

BB

Bondpad to Bondpad

Bondpad之间的错误

BL

Bondpad to Line

Bondpad与Line之间的错误

BS

Bondpad to Shape

Bondpad与Shape 之间的错误

CC

Package to Package

Package之间的 Spacing 错误

Symbol Soldermask to Symbol

Soldermask零件防焊层之间的Spacing 错误

DF

Differential Pair Length Tolerance

差分对走线的长度误差过长

Differential Pair Primary Max Separation

差分对走线的主要距离太大

Differential Pair Secondary Max Separation

差分对走线的次要距离太大

Differential Pair Secondary Max Length

差分对走线的次要距离长度过长

DI

Design Constraint Negative Plane Island

负片孤铜的错误

ED

Propagation-Delay

走线的长度错误

Relative-Propagation-Delay

走线的等长错误

EL

Max Exposed Length

走线在外层(TOP&BOTTOM)的长度过长

EP

Max Net Parallelism Length-Distance Pair

已超过Net之间的平行长度

ES

Max Stub Length

走线的分支过长

ET

Electrical Topology

走线连接方式的错误

EV

Max Via Count

已超过走线使用的VIA的最大数目

EX

Max Crosstalk

已超过Crosstalk值

Max Peak Crosstalk

已超过Peak Crosstalk值

HH

Hold to Hold Spacing

钻孔之间的距离太近

HW

Diagonal Wire to Hold Spacing

斜线与钻孔之间的距离太近

Hold to Orthogonal Wire Spacing

钻孔与垂直/水平线之间的距离太近

IM

Impedance Constraint

走线的阻抗值错误

JN

T Junction Not Allowed

走线呈T形的错误

KB

Route Keepin  to Bondpad

Bondpad在Keepin之外

Route keepout  to Bondpad

Bondpad在keepout之内

Via Keepout  to  Bondpad

Bondpad在Via Keepout之内

KC

Package to Place Keepin Spacing

元件在Place Keepin之外

Package to Place Keepout Spacing

元件在Place Keepout之内

KL

Line to Route Keepin Spacing

走线在Route Keepin之外

Line to Route Keepout Spacing

走线在Route Keepout之内

KS

Shape to Route Keepin Spacing

Shape在Route Keepin之外

Shape to Route Keepout Spacing

Shape在Route Keepout之内

KV

BBVia to Route Keepin Spacing

BBVia在Route Keepin之外

BBVia to Route Keepout Spacing

BBVia在Route Keepout之内

BBVia to Via Keepout Spacing

BBVia在Via Keepout之内

Test Via to Route Keepin Spacing

Test Via在Route Keepin之外

Test Via to Route Keepout Spacing

Test Via在Route Keepout之内

Test Via to Via Keepout Spacing

Test Via在Via Keepout之内

Through Via to Route Keepin Spacing

Through Via在Route Keepin之外

Through Via to Route Keepout Spacing

Through Via在Route Keepout之内

Through Via to Via Keepout Spacing

Through Via在Via Keepout之内

LB

Min Self Crossing Loopback Length

LL

Line to Line Spacing

走线之间太近

LS

Line to Shape Spacing

走线与Shape 太近

LW

Min Line Width

走线的宽度太细

Min Neck Width

走线变细的宽度太细

MA

Soldermask Alignment Error Pad

Soldermask Tolerance太小

MC

Pin/Via Soldermask to Symbol Soldermask

Pad与Symbol Soldermask之间的错误

MM

Pin/Via Soldermask to Pin/Via Soldermask

Pad  Soldermask之间的错误

PB

Pin to Bondpad

Pin与Bondpad之间的错误

PL

Line to SMD Pin Spacing

走线与SMD元件脚太近

Line to Test Pin Spacing

走线与Test元件脚太近

Line to Through Pin Spacing

走线与Through元件脚太近

PP

SMD Pin to SMD Pin Spacing

SMD元件脚与SMD元件脚太近

SMD Pin to Test Pin Spacing

SMD元件脚与Test元件脚太近

Test Pin to Test Pin Spacing

Test元件脚与Test元件脚太近

Test Pin to Through Pin Spacing

Test元件脚与Through元件脚太近

Through Pin to SMD Pin Spacing

Through元件脚与SMD元件脚太近

Through Pin to Through Pin Spacing

Through元件脚与Through元件脚太近

PS

Shape to SMD Pin Spacing

Shape与SMD元件脚太近

Shape to Test Pin Spacing

Shape与Test元件脚太近

Through Pin to Shape Spacing

Through元件脚与Shape太近

PV

BBVia to SMD Pin Spacing

BBVia与SMD元件脚太近

BBVia to Test Pin Spacing

BBVia与Test元件脚太近

BBVia to Through Pin Spacing

BBVia 与Through元件脚太近

SMD Pin to Test Via Spacing

SMD Pin与Test Via太近

SMD Pin to Through Via Spacing

SMD Pin与Through Via太近

Test Pin to Test Via Spacing

Test Pin与Test Via太近

Test Pin to Through Via Spacing

Test Pin与Through Via太近

Test Via to Through Pin Spacing

Test Via与Through Pin太近

Through Pin to Through Via Spacing

Through Pin与Through Via太近

RC

Package to Hard Room

元件在其他的Room之内

RE

Min Length Route End Segment at 135Degree

Min Length Route End Segment at 45/90Degree

 SB

135Degree Turn to Adjacent Crossing Distance

90Degree Turn to Adjacent Crossing Distance

SL

Min Length Wire Segment

Min Length Single Segment Wire

SN

Allow on Etch Subclass

允许在走线层上

SO

Segment Orientaion

BB

Bondpad to Bondpad

Bondpad之间的错误

SS

Shape to Shape

Shape之间的错误

TA

Max Turn Angle

VB

Via to Bondpad

Via 与Bondpad之间的错误

VG

Max BB Via Stagger Distance

同一段线的BB Via之间的距离太长

Min BB Via Gap

BB Via之间太近

Min BB Via Stagger Distance

同一段线的BB Via之间的距离太近

Pad/Pad Direct Connect

Pad 在另一个Pad 之上

VL

BB Via to Line Spacing

BB Via与走线太近

Line to Through Via Spacing

走线与Through Via太近

Line to Test Via Spacing

走线与Test Via太近

VS

BB Via to Shape Spacing

BB Via与Shape太近

Shape to Test Via Spacing

Shape 与Test Via太近

Shape to Through Via Spacing

Shape与Through Via太近

VV

BB Via to BB Via  Spacing

BB Via之间太近

BB Via to Test Via Spacing

BB Via与Test Via太近

BB Via to Through Via Spacing

BB Via与Through Via太近

Test Via to Test Via Spacing

Test Via之间太近

Test Via to Through Via Spacing

Test Via与Through Via太近

Through Via to Through Via Spacing

Through Via之间太近

WA

Min Bonding Wire Length

Bonding Wire 长度太短

WE

Min End Segment Length

Min Length Wire End Segment at 135Degree

Min Length Wire End Segment at 45/90Degree

WI

Max Bonding Wire Length

Bonding Wire 长度太长

WW

Diagonal Wire to Diagonal Wire Spacing

斜线之间太近

Diagonal Wire to Orthogonal Wire Spacing

斜线与垂直/水平线之间的距离太近

Orthogonal Wire to Orthogonal Wire Spacing

垂直/水平线之间的距离太近

WX

Max Number of Crossing

Min Distance between Crossing

XB

135 Degree Turn to Adjacent Crossing Distance

90 Degree Turn to Adjacent Crossing Distance

XD

Externally Determined Violation

XS

Crossing to Adjacent Segment Distances

【ALLEGRO】DRC错误代码相关推荐

  1. Candence PCB Allegro⑤DRC、光绘及其他命令

    目录 1.DRC检查 2.光绘 2.1 提取钻孔表格 2.2 输出钻孔文件及槽孔文件 2.3 放置mark点 2.4光绘参数设置 2.5 光绘输出 2.6 IPC网表输出 2.7 坐标文件输出 2.8 ...

  2. ALLEGRO 问题累积

    Q: Allegra中颜色设置好以后,应该可以导出相关设置文件,下次碰到不同设置 的板子,看着难受就可以直接读入自己的文件改变设置了 A:16.2版本的可以这样做:file->export-&g ...

  3. Ftrance命令linux,ALLEGRO 问题累积

    Q: Allegra中颜色设置好以后,应该可以导出相关设置文件,下次碰到不同设置 的板子,看着难受就可以直接读入自己的文件改变设置了 A:16.2版本的可以这样做:file->export-&g ...

  4. ALLEGRO-DRC-错误代码

    ALLEGRO-DRC-错误代码 (2013-01-04 10:54:48) 转载▼ 标签: 杂谈 Q: Allegra中颜色设置好以后,应该可以导出相关设置文件,下次碰到不同设置 的板子,看着难受就 ...

  5. cadence学习资料整理

    目录 为什么要写这篇 一点儿闲话 实用链接分享 为什么要写这篇 现在的职位虽然和硬件仍然关系密切,但已经不需要自己画电路板了,曾经努力学习的技能如果只留下一篇博客,那就真是对不起自己的付出了,若之后需 ...

  6. cadence SPB17.4 - orcad - ORCAP-2434 Footprint is missing

    文章目录 cadence SPB17.4 - orcad - ORCAP-2434 Footprint is missing 概述 备注 END cadence SPB17.4 - orcad - O ...

  7. Allegro禁布区打过孔或走线消除DRC错误

    在一些特殊的地方,我们不允许铺铜,但是可以走线和打孔.这时我们想到的是在Allegro区域中画一个Route Keepout区域,来禁止所有的铜与线走进来.如果我们的线走进来,会报DRC错误.那我们怎 ...

  8. cadence allegro 之如何隐藏/显示单个DRC

    cadence allegro 之 如何隐藏/显示单个DRC 如何隐藏DRC 如何显示隐藏的DRC 在实际的画图过程中,总有一些无法避免的DRC,不用处理但也不和规则,如何隐藏那些无关紧要的不用处理的 ...

  9. Cadence allegro 17.4 PCB DRC检查

    Cadence allegro 17.4 PCB DRC检查 1.检查连接是否全部完成 2.检查Dangling Lines.Via 3.查看有无孤铜,无网络铜皮,查看图3-1中标记处是否为0 4.检 ...

最新文章

  1. python单词意思-Python这个单词是什么含义??????????????
  2. Wildfly 8.0通过其JAXRS 2.0实现提供了无缝的JSON支持。
  3. educoder实训平台java入门_educoder上的实训题目(学习-Java包装类之Byte类)
  4. Python花式编程:6种方法计算1!+2!+...+n!
  5. php根据键值去除数组中的某个元素_php数组删除元素 删除指定键值元素
  6. mysql组合索引与字段顺序
  7. SheetForm.cs
  8. 多个字段去重 多关联查
  9. HTML5权威指南pdf
  10. Linux系列教程——Linux文件编辑、Linux用户管理
  11. matlab imagesc 保存,在matlab中保存imagesc的精确图像输出
  12. WAP网站浏览器(模拟器)大全
  13. SolidWorks.2020.SP5.0软件下载
  14. excel常用操作收集
  15. 深圳LED背光源模组十大生产厂家排名是什么呢
  16. 英语学习第5篇_并列句
  17. 怎么在uefi解锁磁盘_磁盘不支持uefi布局如何解决_Win10系统更新提示不支持UEFI固件的磁盘布局怎么办...
  18. 2021年“全球乳业20强”榜单发布;全新版希尔顿花园酒店计划2025前在中国开业超200家 | 美通社头条...
  19. 用户权限控制(Token登录)
  20. DSP TMS320F28377D与TMS320F28335硬件资源对比

热门文章

  1. inet_addr实现
  2. 有限体积法、有限差分法和有限元法介绍
  3. 【Angular】angular环境搭建
  4. 随机变量列的四种收敛性
  5. 华为路由器负载均衡_华为路由器双出口负载均衡+备份 (2)
  6. python七段电子管
  7. 拍七游戏(zzuli)
  8. Dolphin scheduler在Windows环境下的部署与开发
  9. 计算机组装步骤图文详叙,详叙法
  10. 企业级前端项目组框架vue-fpg介绍