新思科技招聘 | 5月热招职位（内推哦）

open岗位：

Sr. Manager, Sales 上海/北京
Sr Digital IP Verification Engr - USB 武汉
Security IP - Senior Verification Engineer 武汉
Zebu Application Engineer 上海/北京/深圳
IP sensors technical support AE 上海/北京/深圳
Interface IP AE (Pre-sales) 上海/北京
Foundation IP Application Engineer(Pre sales) 上海/北京/深圳

感兴趣的铁子欢迎砸简历哈：lisa_sm@foxmail.com

或者私v: shevary (备注：内推+岗位+地点，请务必注明！！！)

福利：近几年IC行业的待遇很nice哦，外企福利自不必说，超长年假（18天起）+ 人性化管理（弹性上班时间、支持在家办公等）+ 下午茶等等等

还有超nice的同事哦，快砸简历吧

----岗位详细说明---

Job Title

Sr. Manager, Sales

Location

Shanghai/Beijing

Job Description：

Manages the direct sales of the System products and solutions in China, lead the product solution sales team to closely partner with account sales, technical teams, and operations to drive Emulation and Prototyping business growth. Develops key products sales strategies and helps the account teams implement them to accelerate and grow sales opportunities. Communicating and coordinating with business units and technical resource for key portfolio products and solutions escalation and resolution, delivering competitive selling material out to the field, and disseminating the bestselling strategies across relevant teams.

Job Requirements:

.• Customarily manages the coordination of the activities of a department, with responsibility for priority-setting and results, including costs, methods and staffing while managing cross-functional communication.

• Regularly receives assignments in the form of objectives and uses discretion and independent judgment to determine how to effectively and efficiently use resources to meet schedules and goals.

• Provides guidance to employees within the latitude of established company policies. Develops policies and procedures that affect immediate organization(s). May advise senior management on specialized technical or business issues.

• Follows processes and operational policies in selecting methods and techniques for obtaining solutions.

• Frequently interacts with senior internal personnel, functional peer group managers, and major customers, normally involving controversial matters between functional areas, other business units, or customers and the company.

• Leads a cooperative effort among internal and external project teams.

• Typically requires a minimum of 10+ years of related industry experience.

• Relevant sales or product/solution/technical sales experience with solid System (or Synopsys) knowledge, demonstrates deep understanding of IC development and SW/HW verification and validation flows.

• Good understanding of the Emulation and Prototyping market and competitive value of relevant products/solutions, and direct sales or operations experience will be a plus

• Familiar with the complete sales process, strong communication skills, and the ability to interact with engineering and financial staff at all levels, either internally or externally.

• Able to grasp complex technical data and to communicate to a broad range of technical and non-technical people.

• Experience in resolving complex aspects of a project in leadership role, manages resource and scope, prioritizes, and develops approaches to achieve business solution.

• Good coaching and management skills.

Job Title

Sr Digital IP Verification Engr - USB

Location

Wuhan

Job Description：

Independently take the design/verification tasks, such as DUT design,UVM/VMM/SV testbench debugging, and help other junior engineers to grow up.

Requirements:

• Need to understand standard specifications/functional specifications/ feature enhancements for the product and create micro-architecture and detailed verification/design documents for some of the components of small complexity modules in the Test Environment for the DesignWare digital product, mainly such as USB4/USB3.2/USB3.1/USB3.0.

•Create deliverables which do not depend on close review or supervision by a Senior Technical Lead.

• The candidate should be able to analyze the code and function coverage metrics and improve them with definition of additional test cases in CRV environment, at least for small/ medium complexity features of the protocol/ product specs.

•The candidate will work in a project and team oriented environment with teams spread across multiple sites, worldwide.

• Must have BSEE in EE with 7+ years of relevant experience or MSEE with 6+ years of relevant experience in the following areas:

-Design/Verification of IP Cores or SoC Designs for Set Top Boxes, Mobile handsets, Smart Devices, etc.

•Knowledge of one or more of protocols: Ethernet/USB/AMBA/DP/PCIe

•Hands on experience with creating detailed design of certain simple components of Test Environment from Functional Specifications/ Test Environment Specifications. The TE must have used methodologies such as UVM/ VMM.

•Hands on experience with Verilog/SystemVerilog/ VERA coding and Simulation tools; Knowledge of CDC/C++/ OOPs Concepts

•Experience with Perforce or similar revision control environment

•Knowledge of Makefile/Perl/Shell scripts.

Job Title

Security IP - Senior Verification Engineer

Location

Wuhan

Job Description：

At Synopsys, we are at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we are powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—pre-designed blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

Security IP Team is seeking for a highly motivated and innovative digital design verification engineer with a proven theoretical and practical background in security and high-speed interface IPs. The candidate would be working as part of a particularly experienced security IP design and verification team, targeting the current and next generation security IPs. The position offers an excellent opportunity to work with a team of professional engineers who are responsible for delivering security solution from defining specification to performing functional and performance tests.

Key qualifications:

• BSEE with 6+ years or MSEE with 4+ years of relevant experience in the industry

• Must be familiar with System Verilog, UVM/VMM and Verification Methodology

• Must be able to define verification strategy and develop test bench/sequences

• Demonstrates good skills to analyze and solve problems

• Theoretical and practical background in security application is a solid plus

• Knowledge of high speed interface protocols, such as PCIe, CXL, CXS, MIPI, is a solid plus

• Good knowledge of scripting in Shell, Perl, Python and TCL

• Demonstrates good skills to communicate with both local and global team members

Preferred Experience:

• Defining verification strategy, and writing high quality test plan

• Writing test bench, and developing reliable test sequences

• Running regression, debugging failures, and collecting coverage

• Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability

Job Title

Zebu Application Engineer

Location

Shanghai/Beijing/Shenzhen

Job Description：

Synopsys is uniquely positioned to offer the most complete verification solution in market today. ZeBu is the emulation platform of Synopsys verification flow, it’s the industry’s performance & capacity leader in Emulation.

As a Senior AE for emulation, candidate will be responsible for successful deployment of Synopsys emulation solution to a growing customer base in China.

The AE responsibilities include onsite deployment of industry leading emulation technologies, creation of technical collateral, defining new methodology, and product support, testing and writing specifications for enhancement.

Candidate will be responsible to interact with and support customers, sales, and marketing, and help analyze and resolve complex design verification and software validation issues for customers cutting edge ASIC/SoC designs.

The position offers a great opportunity to grow by learning state-of-art verification flows from Synopsys.

Job Requirements：

•MS or PhD majored in EE with more than 5 years of IC design/verification/emulation/FPGA prototyping experiences.

•Real project experience in ASIC/SoC emulation or FPGA based design and verification, and good expertise on popular emulators like Palladium/Veloce/Zebu or FPGA compile/runtime/debug are required.

•Good knowledge of high-level design methodologies and strong communication skills are required.

•Ability to work with customers and R&D teams is important.

•Proficient with HDL (Verilog/VHDL), HVL(e/vera/systemverilog), C/C++, Unix, and having a strong understanding of ASIC design flows, VLSI, and/or CAD-engineering.

•Experience on VMM/OVM/UVM and knowledge of simulator-emulator co-emulation are preferred.

Job Title

IP sensors technical support AE

Location

Shanghai/Beijing/Shenzhen

Job Description：

This role is for the Applications Engineering team which is the focal point for technical support of customers and will work alongside with engineering, marketing and sales team. To be effective in the role, you will need to have a high degree of semiconductor technical knowledge and the ability to interact at all levels with both internal and external stakeholders. You will be empowered for ensuring the appropriate support and timely solutions are provided to our customers, whilst maintaining world class customer support service.

Responsibilities include:

• Being the support service focal point for customers and having the direct responsibility for the full cycle of support communications between Synopsys and the customer.

• Supporting all stakeholders with an in-depth technical knowledge of the full range of products and services supplied.

• Running of simulations and the ability to investigate existing IP in order to assist in debugging customer issues.

• Analyzing and processing silicon data from various sources, and comparing against simulation data.

• Running layout tolls and reviewing DRC violations reported by customers.

• Review and recommend, as part of continuous improvement, internal technical documentation to support the integration and the use of the available products by customers. This includes preparing datasheets, application notes, internal reports and guidelines that will accompany the product technical documentation.

• You will be the customer designate, ensuring customer requests are provided in timely manner as prescribed by customer agreement.Proactively identify, suggest and contribute to the development and improvement of support process, systems and delivery mechanisms as part of continuousimprovement for services to customers.

• Support the development and delivery of training material to both internal and external stakeholders, whilst delivering product training for customers when required.

• Attend customer calls to support technical questions and integration of products onto customer SoC.

Requirements：

• Degree or equivalent in Electronic Engineering or related field.

• Professional and technical background within the semiconductor industry.

• Having strong semiconductor skills within one or more of the following areas;analogue circuit design (including the use of Synopsys and Cadence design tools), digital ASIC flow (including use of synthesis, place and route and ATPG tools), production testing, semiconductor physics.

• Experience of working in a similar customer focused role.

• Familiar with Sales customer relationship management (CRM) and ticketing systems.

• Experience of building and maintaining customer relationships.

• A track record of working within a time sensitive commercial environment.

• The role requires the utmost diligence and attention to details.

Job Title

Interface IP AE (Pre-sales)

Location

Shanghai/Beijing

Job Description：A presales AE (Application Engineer) is responsible for providing technical support for Synopsys' DesignWare Intellectual Property (DW IP) in presales stage within China with primary focus on Northern China region. A presales AE’s responsibilities include:• Discussing with customer on their application and SoC design, Capturing and understanding their design requirements for Interface IP, Preparing IP technical solution with BU R&D to meet the requirements, Co-working with customer to update chip microarchitecture based on IP characteristics• Studying high speed interface protocol update, joining IP product update training and technical conference, and deepening expertise on Interface IP by systematic learning and hands-on IP practice as configuration, synthesis and verification • Working with sales teams to manage IP activities in the region to achieve a high customer satisfaction and for building strong customer relationships• Providing direct technical support and assistance if needed to enable customers to use DW IP successfully• Managing DW IP technical support requirements and needs for existing or prospective customers. This role requires AE to work and coordinate across business units and with other product line teams to provide high quality support for customers. • Providing technical guidance and support to sales team during calls, meetings, and marketing events.

Requirements：

• Qualified applicants should have a BSEE, MSEE preferred, at least 5+ years relevant experience in ASIC/FPGA designs. Exposure to IP-based SOC design and real tape-out experience are highly desired.• Design, integration or verification experience with one or more high speed interface, such as Ethernet, USB, DP, DDR, HBM2e/2, PCIe, CCIX, MIPI, HDMI, Mobile Storage and Multi-protocol Serdes is required.• An understanding of system design and logic design using an HDL language, synthesis, simulation and verification CAD tools is essential. Hands on experience with DC or equivalent is preferred.• Customer interaction related experience is preferred.• Technical or domain knowledge on 5G IoT, 5G mobile, AI and Automotive is a plus.• The ability to conduct technical meetings, presentations, product demonstrations, and training to customers and the sales team is required.• Good written and verbal communication skills in both Mandarin and English are required.

Job Title

Foundation IP Application Engineer(Pre sales)

LocationShanghai/Beijing/Shenzhen

Job Description：A presales AE (Application Engineer) role is responsible for providing pre-sales technical support and assistance of post-sales support for Synopsys' DesignWare Foundation Intellectual Property (DW FIP) including memory and standard cell library within China with primary focus on Northern or Southern China region.A presales AE’s responsibilities include:
•Discussing with customer on their application and SoC design, capturing and understanding their design requirements, developing memory solution of best-in-class PPA(Performance/Power/Area) and suitable configuration to make customer SoC performance, power and area target achievable.
•Discovering logic library (std cell) engagement opportunity and co-working with Logic library engagement team to finish PPA evaluation with logic library.
•Working with the sales teams to manage the IP activities in the region to achieve a high customer satisfaction and for building strong customer relationships.
•Providing direct technical support and assistance to enable customers to use memory compiler successfully.
•Managing DW FIP technical support requirements and needs for existing or prospective customers. This role requires AE to work and coordinate across the business units and with other product line teams to provide high quality support for customers.
•Providing technical guidance and support to the sales team during calls, meetings, and marketing events.
Job Requirements:Qualified applicants should have a BSEE, MSEE preferred.

Qualified applicants should satisfy one of the following requirements.

•5+ years of chip implementation experience in FE flow with hands-on work for synthesis, STA and power analysis.

•5+ years of chip implementation experience in BE flow with hands-on work for floorplan, STA, place and route.

•5+ years of SRAM custom design including direct experience on schematic design, SPICE simulation and model characterization.

MBIST experience is a plus.

The ability to conduct technical meetings and presentations to customers is required.

Good written and verbal communication skills in both Mandarin and English are required.

新思科技招聘 | 5月热招职位（内推哦）相关推荐

新思科技招聘 | 十一月热招职位（外企内推哦）
open岗位: 1.IP Subsystem Design Engineer (PCIE/USB) 北京/上海/深圳 2.Analog Design Engineer, Staff武汉 3.ASIC ...
Synopsys新思科技2023“向新力”秋季校园招聘内推
Synopsys新思科技2023校园招聘开始啦!另外也接收社招内推内推可发送简历至邮箱zhengs@synopsys.com,注明岗位+地点. 内推免去筛选,简历直达hiring manager! ...
新思科技Chekib：AI芯片架构创新面临四大挑战
https://www.toutiao.com/a6673484789430878728/ 3月15日,上海,由智东西主办.AWE 和极果联合主办的 GTIC 2019 全球 AI 芯片创新峰会成功举 ...
新思科技助力IBM将AI计算性能提升1000倍
与IBM研究院 AI硬件中心合作,解决采用创新设计方法开发全新AI芯片架构方面的挑战加州山景城2020年12月28日 -- 要点: 新思科技作为IBM AI硬件研究中心的首席EDA和IP合作伙伴,与 ...
新思科技与台积电开发基于N4P制程的最广泛IP核组合
11月21日消息,新思科技(Synopsys)近日宣布与台积电合作,基于台积电N4P制程技术开发广泛的Synopsys DesignWare®接口和基础IP核组合,以促进芯片创新,助力开发者快速地成功 ...
三星基于新思科技良率学习平台加速7纳米技术节点的新品量产
三星与新思科技的合作实现了10/8/7纳米产品的快速量产,并为5/4/3纳米技术节点的良率奠定了基础安全的解决方案确保三星及其无晶圆厂用户的设计和晶圆厂信息机密性的同时,共同确定系统性的良率限制因素 ...
Kyndryl从IBM完全剥离在纽交所独立上市；新思科技收购AI驱动性能优化软件企业Concertio | 全球TMT...
海外市场 Kyndryl (勤达睿)宣布已经完成从 IBM的剥离,使用股票代码"KD"在纽约证券交易所开始交易,Kyndryl 在纽约证券交易所敲响了开市钟.Kyndryl 于 1 ...
宿华卸任快手CEO程一笑接替；新思科技扩大与台积公司的战略技术合作 | 全球TMT...
国内市场快手科技宣布董事会已同意公司联合创始人宿华辞去首席执行官一职,并已批准联合创始人程一笑担任该职务,自2021年10月29日起生效.宿华将继续担任董事长.执行董事.薪酬委员会委员,负责制定公司 ...
新思科技凭借Coverity Scan帮助NGINX确保代码质量和安全
新思科技(Synopsys)在Forrester Wave™发布的<2021年第一季度静态应用安全测试>报告中被评为领导者.在此次评估中,新思科技Coverity静态分析解决方案在&quo ...

新思科技招聘 | 5月热招职位（内推哦）

新思科技招聘 | 5月热招职位（内推哦）相关推荐

最新文章

热门文章