转自wikipedia:http://en.wikipedia.org/wiki/Open_collector

An open collector is a type of output on many integrated circuits (IC). Instead of outputting a signal of a specific voltage or current, the output signal is applied to the base of an internal NPN transistor whose collector is externalized (open) on a pin of the IC. The emitter of thetransistor is connected internally to the ground pin. If the output device is a MOSFET the output is called open drain and it functions in a similar way.

Contents

[hide]

  • 1 Function
  • 2 Applications of open-collector devices
  • 3 MOSFET
  • 4 References
  • 5 External links

[edit]Function

In the picture above, the transistor base is labeled "IC Output". This is an internal output from the internal IC logic to the transistor. From the point of view of the transistor, this is the input which controls the transistor switching. The external output is the transistor collector, and the transistor acts as an interface between the internal IC logic and parts external to the IC.

The output essentially acts as either an open circuit (no connection to anything) or a short circuit to ground. This is then usually connected to an external pull-up resistor, which sets the output to a voltage of line to which it is pulled-up when the transistor is opened. When any transistor connected to this resistor is closed, the output is forced to 0 volts. Open-collector outputs can be useful for analog weighting, summing, limiting, etc., but such applications are not discussed here.

A simplified schematic of the externalized (open) collector of an integrated circuit (IC).

[edit]Applications of open-collector devices

One useful property is that the pull-up resistor need not be connected to a voltage similar to that of the chip supply (Vcc); a lower or higher voltage can be used instead. Open collector circuits are therefore sometimes used to interface different families of devices that have different operating logic voltage levels or to control external circuitry that requires a higher voltage level (e.g. a 12 V relay).

Another advantage is that more than one open-collector output can be connected to a single line. If all outputs attached to the line are in the high-impedance (i.e., logic 1) state, the pull-up resistor will hold the wire in a high voltage state. If 1 or more of the device outputs are in the ground (i.e., logic 0) state, they will sink current and pull the line voltage near ground. Open-collector devices are commonly used to connect multiple devices to a bus (i.e., one carrying interrupt or write-enable signals). This enables one device to drive the bus without interference from the other inactive devices - if open-collector devices are not used, then the outputs of the inactive devices would attempt to hold the bus voltage high, resulting in unpredictable output.

By tying the output of several open collectors together, the common line becomes a "wired AND" (positive-true logic) or "wired OR" (negative-true logic) gate. A "wired AND" behaves like the boolean AND of the two (or more) gates in that it will be logic 1 whenever (all) are in the high impedance state, and 0 otherwise. A "wired OR" behaves like the boolean OR for negative-true logic, where the output is LOW if any one of its inputs is low. Such circuit constructions are termed "wired-AND" and "wired-OR", respectively.

One problem with open-collector devices is power consumption, as they tend to require higher current minimums for correct operation. Even in the 'off' state, they often have a few nanoamps of leakage current (the exact amount varies with temperature).

SCSI-1 devices use open collector for electrical signaling. [1] SCSI-2 and SCSI-3 may use EIA-485.

Active-low wired-OR / active-high wired-AND circuit using open-drain gates.

[edit]MOSFET

The word "drain" in the term "Open-drain" refers to the drain terminal of a MOSFET. (The analogous term for BJT devices is open collector.) Open-drain outputs can be useful for analog weighting, summing, limiting, etc., but only applications in digital logic will be discussed. An open drain terminal is connected to ground in the low voltage (logic 0) state, but has high impedance in the logic 1 state. This prohibits current flow, but as a result, such a device requires an external pull-up resistor connected to the positive voltage rail (logic 1).

Note that microelectronic devices using open drain signals (such as microcontrollers) may provide a 'weak' internal pull-up resistor to connect the terminal in question to a positive voltage source/rail like Vdd of the device. Such weak pullups, often on the order of 100 KOhms, reduce power usage by keeping input signals from floating. External pullups are stronger (perhaps 3 KOhms) to reduce signal rise times (as with I2C) or to minimize noise (as on system RESET inputs). Internal pullups can often be disabled for cases where there is an external one, or in other cases where they are not needed.

[edit]References

  1. ^ "Overview of SCSI Standards & Cables". 081214 scsita.org
  • "Open Collector Outputs".
  • "Chapter 4: Circuits". Honeywell Solid State Technical Documentation.
  • Horowitz, Paul; Winfield Hill (1989). The Art of Electronics (Second Edition ed.). Cambridge University Press.

[edit]External links

Wikimedia Commons has media related to: Open collector

[1]

This electronics-related article is a stub. You can help Wikipedia by expanding it.

OC(Open collector) 集电极开路相关推荐

  1. 集电极开路和漏极开路

    现在很多人在买传感器或者PLC等东西时,当设计到数字信号的输入时,别人都会问到传感器或者PLC接收的信号是不是需要集电极开路或者漏极开路,一开始一直搞不明白这是个什么意思,慢慢的查了资料后才知道其乃在 ...

  2. 集电极开路输出、开漏输出、推挽输出

    集电极开路输出.开漏输出.推挽输出 来源: 作者: 关键字:集电极开路   开漏输出       集电极开路(OC)输出: 集电极开路输出的结构如图1所示,右边的那个三极管集电极什么都不接,所以叫做集 ...

  3. 【电路设计】三极管的集电极开路OC输出

    什么是集电极开路? 三极管的OC(Open Collector)输出也叫集电极开路门,顾名思义就是collector极保持开路状态. 集电极开路的原理 OC电路和OD电路相似,主要用于实现线与.线或的 ...

  4. 什么是集电极开路(OC)?什么是漏极开路(OD)?为什么必须要在OC门输出的IO口上加上拉电阻?

    什么是集电极开路(OC)? 我们先来说说集电极开路输出的结构.集电极开路输出的结构如图1所示,右边的那个三极管集电极什么都不接,所以叫做集电极开路(左边的三极管为反相之用,使输入为"0&qu ...

  5. 集电极开路(OC)/漏极开路(OD)输出的结构

    A:我们先来说说集电极开路输出的结构.集电极开路输出的结构如图1所示,右边的那个三极管集电极什么都不接,所以叫做集电极开路(左边的三极管为反相之用,使输入为"0"时,输出也为&qu ...

  6. 集电极开路输出OC门(讲的最明白的一篇文章)

    我们先来说说集电极开路输出的结构.集电极开路输出的结构如图1(图1图2图3附在文章末尾处)所示,右边的那个三极管集电极什么都不接,所以叫做集电极开路(左边的三极管为反相之用,使输入为"0&q ...

  7. 关于集电极开路(OC)或漏极开路(OD)输出的结构

    我们先来说说集电极开路输出的结构.集电极开路输出的结构如图1所示,右边的那个三极管集电极什么都不接,所以叫做集电极开路(左边的三极管为反相之用,使输入为"0"时,输出也为" ...

  8. 一文理解推挽输出漏极开路输出(OD)集电极开路输出(OC)

    因为自己之前一直不理解推挽输出.漏极开路输出.集电极开路输出这三个概念到底是什么意思.今天终于静下心来好好学习了一遍,于是便写下本文详细解释一下这三个概念,希望能对你有所帮助,文中大部分内容均为引用. ...

  9. 集电极开路的门电路 OC门

    当几个与非门输出端用导线直接相连时,可能会出现几个门的电流冲到同一个二极管上,造成烧坏,所以用集电极开路的门电路,统一在输出端接外接电源. 单个门电路的电路图 符号 使用时,一般将几个输出段导线连接, ...

最新文章

  1. SpringBoot 2.3 新特性之优雅停机,这波操作太秀了!
  2. mysql myasam_MySQL锁(MyISAM和InnoDB)
  3. python编程入门课程视频-带学《Python编程:从入门到实践》
  4. 团队-团队编程项目作业名称-成员简介及分工
  5. Flot使用文档(转)
  6. 编译:splint 遇到的问题: undefined reference to `yywrap'
  7. 创新元旦新年PSD分层海报,新气象开启!
  8. 如何七周成为数据分析师
  9. kernel panic - not syncing :fatal exception
  10. IT从业者国企生存指南
  11. Qt设置编码、样式文件、窗体居中和开机自启等方法
  12. python从入门到入魔第三天——time库和datetime库基本使用
  13. 面向大数据的分布式调度
  14. 做抖音为什么需要海外抖音服务器?如何自建海外抖音服务器站点?
  15. 职业照--蓝底照片转换为白底
  16. 日志分析工具mysqldumpslow
  17. c语言12cr,计算机二级C语言讲义12.doc
  18. 微盟删库血案背后人的错还是代码的锅?
  19. 801a qcn文件IMEI修改
  20. SAP 登录后默认T-CODE

热门文章

  1. 使用分发列表过滤BGP路由
  2. 在IIS7上导出全部应用程序池的方法 批量域名绑定
  3. c language compile process.
  4. php与nginx整合
  5. 路由器的基本配置--荣新IT培训带给我的......(三)
  6. android 广播 7.0变化,安卓7.0到底带来了那些变化?
  7. 插入的数据不能时时查询到_数据库原理笔记
  8. 语音识别维特比解码_HMM连续语音识别中Viterbi算法的优化及应用
  9. 西华大学计算机学院陈鹏,中国计算机学会CCF服务计算专委会走进西华大学
  10. 【阿里妈妈营销科学系列】第二篇:消费者行为分析